Search Session History

Tue, 8 Nov 2005, 3:48:47 PM EST

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Search Query Display

Recent Search Queries

#1	((simulation<in>metadata) <and> (synthesis<in>metadata)) <and> (metastable<in>metadata)
#2	((simulation<in>metadata) <and> (synthesis<in>metadata)) <and> (metastable<in>metadata)
#3	((simulation<in>metadata) <and> (synthesis<in>metadata)) <and> (metasta<in>metadata)
#4	(metastable<in>metadata)
#5	(metastable<in>metadata) and flip flop
#6	(metastable<in>metadata) and flip flop
#7	(metastable<in>metadata) and flip flop and simulation
#8	(metastable<in>metadata) and flip flop and simulation
#9	(metastable<in>metadata) and flip flop and simulation
#10	(metastable<in>metadata) and flip flop and simulation
#11	(metastable<in>metadata) and flip flop and simulation
#12	(metastable<in>metadata) and flip flop and simulation
#13	(metastable<in>metadata) and flip flop and simulation
#14	(metastable<in>metadata) and flip flop
#15	(metastable<in>metadata) and simulation
#16	(metastable<in>metadata) and simulation and synthesis
#17	(metastable<in>metadata) and simulation and synthesis
#18	(metastable<in>metadata) and simulation and synthesis

#19 (metastable<in>metadata) and simulation

[redacted]

Basic Search

Advanced Search Search Preferences

Simulation and synthesis AND (metastable and flip AN | Search

☑ Journal sources ☑ Preferred Web sources ☑ Other Web sources ☐ Exact phrase

Searched for:: :All of the words:**Simulation** AND **synthesis** AND (**metastable** AND **flip** AND **flop**)

Found:: :**187 total** | **9 journal results** | **7 preferred web results** | **171 other web results**

Sort by:: :**relevance** | **date**

Save checked results | Email checked results | Export checked results

1. CummingsMills_Resets_final5.PDF [PDF-65K]
Apr 2003
...leading edge, the **simulation** model would be incorrect...illegal Verilog RTL **synthesis** coding style) the **simulation** model would not be correct for a **flip-flop** and Synopsys would...reading the model for **synthesis**. For VHDL, including...
more hits
from [http://web.engr.oregonstate.edu/~traylor/ece474/resets...]
similar results

2. DOT/FAA/AR-95/31 Design, Test, and Certification [Word-501K]
Apr 2005
...Describing the Design 52 4.4 **Synthesis** of Digital Logic 62 4.5...Verification and Validation 139 7.2 **Simulation** 141 7.3 Additional Considerations for **Simulation** 144 7.4 Application Specific...for Positive Edge Clocked **Flip-Flop** 34 v 22 Synchronization...Coding Example 61 32 Logic **Synthesis** Process 64 33a Hierarchical...
[http://www.faa.gov/certification/aircraft/av-info/soft...]
similar results

3. EE5319/EE4328 - Spring, 2002 Homework 2 Complete by 30 January 2002 [PPT-91K]
Nov 2004
...and then **simulation** B. **simulation**, then FPGA place & route, and then **synthesis** C. **simulation**, then **synthesis**, and then FPGA place & route...Signal C. Both of them 7) A D **flip-flop** output can become **metastable** when: A. the clock is too...
more hits from [http://www-ee.uta.edu/online/liu/ee5319_fall04/exam/EX...]
similar results

4. Ian G. Clark - Metastability Bibliography [94K]
Sep 2004
...Synchronizers Operating in **Metastable** Region", IEEE Transactions...Dynamics of Bistable **Flip**-Flops", 6th Int. Symp...Davies,

Did you mean?
Simulation synthes
("metastable flow"

Refine your sea
using these key
found in the res
arbitration
capacitance
clock cycle
clocked
clock period
design flow
digital systems
dual-rail
hold time
metastability
phase detector
phase error
programmable
setup time
test bench
truth table

Or refine using:
All of the words
Refine

Dialog DataStar

options | logoff | feedback | help

databases | easy search

Advanced Search:

INSPEC - 1969 to date (INZZ)

limit

Search history:

No.	Database	Search term	Info added since	Results	
1	INZZ	Benis-J$	unrestricted	0	-
2	INZZ	metastable	unrestricted	36651	show titles
3	INZZ	2 AND simulation	unrestricted	1139	show titles
4	INZZ	3 AND synthesis	unrestricted	11	show titles

hide | delete all search steps... | delete individual search steps...

Enter your search term(s): Search tips ☐ Thesaurus mapping

whole document

Information added since: or: none
(YYYYMMDD)

search

Select special search terms from the following list(s):

- Publication year
- Classification codes A: Physics, 0-1
- Classification codes A: Physics, 2-3
- Classification codes A: Physics, 4-5
- Classification codes A: Physics, 6
- Classification codes A: Physics, 7
- Classification codes A: Physics, 8
- Classification codes A: Physics, 9
- Classification codes B: Electrical & Electronics, 0-5
- Classification codes B: Electrical & Electronics, 6-9
- Classification codes C: Computer & Control
- Classification codes D: Information Technology

Google Scholar BETA

simulation and synthesis and metastable and f Search

Advanced Scholar Search
Scholar Preferences
Scholar Help

The **"AND"** operator is unnecessary -- we include all search terms by default. [details]

Scholar Results **1** - **10** of about **135** for **simulation and synthesis and metastable and flip flop**. (**0.07** secor

Simulation and **Synthesis** Techniques for Asynchronous FIFO Design with Asynchronous Pointer ...
CE Cummings, P Alfke - SNUG 2002 (Synopsys Users Group Conference, San Jose, CA, ..., 2002 - sunburst-design.com
... **Simulation** and **Synthesis** Techniques for ... The first **flip-flop** could go **metastable**, which is why there is a second **flip-flop** in the dual synchronizer. ...
Cited by 3 - View as HTML - Web Search - sunburst-design.com - eda.ee.nctu.edu.tw

SAME 2004
S Bernardi, S Lebailly, T Instruments, B Blanc, G ... - signal - same-conference.org
... top-level is valid for **simulation** and verification ... reduction of compilation and **synthesis** time • Better ... or hold time; thus, causing a **metastable** condition and ...
View as HTML - Web Search - same-conference.com

Using hierarchical clock tree **synthesis** to generate balanced clock trees
P Ragon, A Dugar - Integr. Syst. Des, 1997 - eedesign.com
... cause **flip**-flops to operate in **metastable** states and ... However, because **simulation** requires developing test vectors, we ... The ASIC **synthesis** tool we had chosen had ...
Cited by 1 - Cached - Web Search - eedesign.com

Synchronous Resets? Asynchronous Resets? I am so confused! How will I ever know which to use?
CE Cummings, D Mills - SNUG 2002 (Synopsys Users Group Conference, San Jose, CA, ..., 2002 - sunburst-design.com
... add any **synthesis** attributes to get the **synthesis** tool to ... is not part of cycle based **simulation**, the asynchronous ... of the **flip-flop** could go **metastable** and thus ...
Cited by 3 - View as HTML - Web Search - bluegge.y365.com - all 8 versions »

Communication Between Independent On-Chip Synchronous Systems
I Brynjolfson - macs.ece.mcgill.ca
... N. Vijaykrishnan, "Energy Efficient Datapath **Synthesis** Using Dynamic ... and R. Brodersen, "The **Simulation** and Evaluation ... to obtain a **metastable** response from ...
View as HTML - Web Search

A METHOD FOR HIGH RELIABILITY FIELD PROGRAMMABLE GATE ARRAY (FPGA) DESIGNS
D Albaijes, FE Branch - klabs.org
... Does timing **simulation** meet functional and performance requirements? Return to DESIGN, **SYNTHESIS**, or PLACE & ... result in **metastable** conditions at the synchronizer ...
View as HTML - Web Search

Verifying Synchronization in Multi-Clock Domain SoC
T Kapschitz, R Ginosar, R Newton - 2004 - athdl.com
... timing violations may cause signals to go **metastable**; they also ... www.athdl.com/products.html [5] Cliff Cummings, "**Simulation** and **Synthesis** Techniques for ...
Cited by 1 - View as HTML - Web Search - cs.huji.ac.il

Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs
CE Cummings - Synopsys Users Group Conference, San Jose, CA, www. sunburst ..., 2001 - vlsidsp.el.yuntech.edu.tw
... detail some of the hardware design, timing analysis, **synthesis** and **simulation** methodologies to ... and might still be **metastable** at the next rising edge of ...
Cited by 3 - View as HTML - Web Search - eecg.toronto.edu - all 8 versions »

Asynchronous & Synchronous Reset Design Techniques-Part Deux
CE Cummings, D Mills, S Golson - SNUG Boston 2003 - sunburst-design.com
... add any **synthesis** attributes to get the **synthesis** tool to ... is not part of cycle based **simulation**, the asynchronous ... of the **flip-flop** could go **metastable** and thus ...
Cited by 2 - View as HTML - Web Search - trilobyte.com - klabs.org - lcdm-eng.com - all 5 versions »

High speed externally asynchronous/internally clocked systems
WS VanScheik, RF Tinder - IEEE Transactions on Computers, 1997 - ieeexplore.ieee.org
... manner similar to edge-triggered D **flip-flop**, but with ... Studies of the **metastable** condition rele- vant to this ... 7. DL-DFLOP NOR sequence recognition **simulation**. ...
Cited by 7 - Web Search - doi.ieeecs.org - doi.ieeecomputersociety.org - portal.acm.org - all 7 versions »

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

Google

Web Images Groups News Froogle Local[New!] more »

simulation and synthesis and metastable filety Search Advanced Search Preferences

The "AND" operator is unnecessary -- we include all search terms by default. [details]

Web Results **1** - **10** of about **25,100** for **simulation and synthesis and metastable filetype:pdf**. (**0.29** seconds

[PDF] **Simulation** and **Synthesis** Techniques for Asynchronous FIFO Design ...
File Format: PDF/Adobe Acrobat - View as HTML
Expert Verilog, SystemVerilog & **Synthesis** Training. **Simulation** and **Synthesis** ...
avoid **metastable** problems as described below). This is not a problem. ...
www.sunburst-design.com/ papers/CummingsSNUG2002SJ_FIFO2.pdf - Similar pages

[PDF] **Synthesis** and Scripting Techniques for Designing Multi ...
File Format: PDF/Adobe Acrobat - View as HTML
some of the hardware design, timing analysis, **synthesis** and **simulation** ...
Synchronization failure is caused by an output going **metastable** and not ...
www.sunburst-design.com/papers/ CummingsSNUG2001SJ_AsyncClk.pdf - Similar pages
[More results from www.sunburst-design.com]

[PDF] Design Elements
File Format: PDF/Adobe Acrobat - View as HTML
cific problem is to avoid **metastable** states which might drive the FSMs into unknown
... [1] Clifford E. Cummings, Peter Alfke, **Simulation** and **Synthesis** ...
mufasa.informatik.uni-mannheim.de/ Lectures/SS05/HWE/script/fifos.pdf - Similar pages

[PDF] USING ASSERTION-BASED VERIFICATION TO VERIFY CLOCK DOMAIN CROSSING ...
File Format: PDF/Adobe Acrobat - View as HTML
designers to add synchronizers to reduce the probability of **metastable** signals
... automatically finds common RTL errors, **simulation**-to-**synthesis** mismatch ...
www.0-in.com/papers/dvcon2003.pdf - Similar pages

[PDF] Research Area 4 **Metastable** Alloys
File Format: PDF/Adobe Acrobat - View as HTML
Crystallization" deal with the **synthesis**. of **metastable** amorphous and crystalli-
... Using **simulation** techniques the. structure of these materials could be ...
www.ifw-dresden.de/forsch/jb2001/72_76_2001.pdf - Similar pages

[PDF] 4.3. Theory, **Simulation** and Design of Advanced Ceramics and Composites
File Format: PDF/Adobe Acrobat - View as HTML
Unfortunately the influence of **metastable** phases, kinetic. effects and non-equilibrium
conditions, ... tion and improved **synthesis** methods provide greater ...
www.mpg.de/pdf/europeanWhiteBook/ wb_materials_138_144.pdf - Similar pages

[PDF] 9.1. Materials Phenomena and Techniques
File Format: PDF/Adobe Acrobat - View as HTML
simulation of materials **synthesis**, processing, micro- ... **Metastable** and inhomogenous
materials. Modelling of Industrial Materials (large length-large time ...
www.mpg.de/pdf/europeanWhiteBook/ wb_materials_291_296.pdf - Similar pages

[PDF] MECHANICAL PROPERTIES RESEARCH LABORATORY (MPRL) 1995-1996 Annual ...
File Format: PDF/Adobe Acrobat - View as HTML
Development of improved constitutive models and **simulation** capability for processing !
... Title: "**Synthesis** of **Metastable** Carbon-Silicon Nitride by ...

www.me.gatech.edu/MPRL/MPRLRPT.96.PDF - Similar pages

[PDF] Asynchronous & Synchronous Reset Design Techniques - Part Deux
File Format: PDF/Adobe Acrobat - View as HTML
Example 6 – Verilog Asynchronous SET/RESET **simulation** and **synthesis** model ...
flip-flop could go **metastable** and thus the reset state of the ASIC could be ...
klabs.org/richcontent/General_ Application_Notes/reset_sync_async_v2.pdf - Similar pages

[PDF] ODELING AND IMULATION Table 102 Modeling and **Simulation** Difficult ...
File Format: PDF/Adobe Acrobat
Resolution enhancement techniques; mask **synthesis** (OPC, PSM) ... Table 103a
Modeling and **Simulation** Technology Requirements: Capabilities—Near-term ...
public.itrs.net/Files/ 2002Update/2002Update-Modeling.pdf - Similar pages

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

simulation and synthesis and metast Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google